FIR Filter implementation In verilog
The purpose of this assignment is to implement an FIR filter in Vivado using the Xilinx FIR compiler to generate an FIR IP block. You will test this block by simulating in Vivado and measuring the amplitude of your filter output for sinusoidal inputs of various frequencies.
SAMPLE ASSIGNMENT
